Verification

Print this page Contact us Tip a colleague about this page

Verification has been and still are the one of the most challenging tasks in electronic design. 40-70% of the project time is spent on verification. Even with better verification methodology and tools this number has not decreased due to increased design complexity. ISS has a long experience in introducing new verification methodologies like Emulation, Code coverage, Cycle-based simulation, Formal verification, Coverage driven verification and now Functional Qualification. You will find information related to verification methodology and tools in this section.

ASIC Verification Technology

The goal with verification is always to prove that the design functionality according to specification matches, before going to silicon. Today verification consumes 40 – 70% of the total ASIC project time. Even with better verification methodology and tools this number has not change the last 10 years.
Info
News Design Events Design